Regviz

Microchip Technology /ATSAMV71J20 /ISI /IER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J20/ISI/IER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DIS_DONE)DIS_DONE 0 (SRST)SRST 0 (VSYNC)VSYNC 0 (PXFR_DONE)PXFR_DONE 0 (CXFR_DONE)CXFR_DONE 0 (P_OVR)P_OVR 0 (C_OVR)C_OVR 0 (CRC_ERR)CRC_ERR 0 (FR_OVR)FR_OVR

Description

ISI Interrupt Enable Register

Fields

DIS_DONE

Disable Done Interrupt Enable
SRST

Software Reset Interrupt Enable
VSYNC

Vertical Synchronization Interrupt Enable
PXFR_DONE

Preview DMA Transfer Done Interrupt Enable
CXFR_DONE

Codec DMA Transfer Done Interrupt Enable
P_OVR

Preview Datapath Overflow Interrupt Enable
C_OVR

Codec Datapath Overflow Interrupt Enable
CRC_ERR

Embedded Synchronization CRC Error Interrupt Enable
FR_OVR

Frame Rate Overflow Interrupt Enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data